Optimized task graph mapping on a many-core neuromorphic supercomputer

Sugiarto, Indar and Campos, Pedro and Dahir, Nizar and Tempesti, Gianluca and Furber, Steve Bryan (2017) Optimized task graph mapping on a many-core neuromorphic supercomputer. In: 2017 IEEE High Performance Extreme Computing Conference (HPEC), 14-09-2017 - 14-09-2017, Boston - USA.

[thumbnail of Publikasi1_02002_12159.pdf] PDF
Publikasi1_02002_12159.pdf

Download (914kB)
[thumbnail of Publikasi4_02002_12159.pdf] PDF
Publikasi4_02002_12159.pdf

Download (2MB)

Abstract

This paper presents an approach for improving the overall performance of a general purpose application running as a task graph on a many-core neuromorphic supercomputer. Our task graph framework is based on graceful degradation and amelioration paradigms that strive to achieve high reliability and performance by incorporating fault tolerance and task spawning features. The optimization is applied on an instance of the task graph by performing a soft load balancing on the data traffic between nodes in the graph. We implemented the framework and its optimization on SpiNNaker, a many-core neuromorphic platform containing a million ARM9 processing cores. We evaluate our method using several static mapping examples, where some of them were generated using an evolutionary algorithm. The experiment demonstrates that a performance improvement of up to 8.2% can be achieved when implementing our algorithm on a fully-utilized SpiNNaker communication infrastructure.

Item Type: Conference or Workshop Item (Paper)
Uncontrolled Keywords: Neuromorphics, Optimization, Parallel processing, Protocols, Fault tolerance, Fault tolerant systems
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions: Faculty of Industrial Technology > Electrical Engineering Department
Depositing User: Admin
Date Deposited: 16 Sep 2025 15:20
Last Modified: 18 Sep 2025 14:53
URI: https://repository.petra.ac.id/id/eprint/21845

Actions (login required)

View Item
View Item